Ajou University repository

  • Add filters:
  • Results/Page
  • Sort by
  • In order
  • Authors/record

Showing results 1 to 10 of 17 (Search time: 0.0 seconds).

단상 NPC 3레벨 인버터의 효율 개선과 고조파 저감을 위한 새로운 불연속 전압 변조 방식
  • 곽래호
  • 2017-02
  • The Graduate School, Ajou University
중성점 전압 리플 저감이 가능한 3-레벨 NPC 인버터의 새로운 DPWM 방법
  • 유승종
  • 2016-02
  • The Graduate School, Ajou University
Performance improvement for reduction of resonance in a grid-connected inverter system using an improved DPWM methodoa mark
  • 2018-01-01
  • Energies, Vol.11
  • MDPI AG
Novel Discontinuous PWM Method for a Single-Phase Three-Level Neutral Point Clamped Inverter with Efficiency Improvement and Harmonic Reduction
  • 2018-11-01
  • IEEE Transactions on Power Electronics, Vol.33, pp.9253-9266
  • Institute of Electrical and Electronics Engineers Inc.
DC-Link Capacitor-Current Ripple Reduction in DPWM-Based Back-to-Back Converters
  • 2018-03-01
  • IEEE Transactions on Industrial Electronics, Vol.65, pp.1897-1907
  • Institute of Electrical and Electronics Engineers Inc.
Advanced DPWM Method for Switching Loss Reduction in Isolated DC Type Dual Inverter with Open-End Winding IPMSMoa mark
  • 2023-01-01
  • IEEE Access, Vol.11, pp.2700-2710
  • Institute of Electrical and Electronics Engineers Inc.
DC-link Ripple Reduction in a DPWM-Based Two-Level VSIoa mark
  • Tcai, Anatolii;
  • Alsofyani, Ibrahim Mohd;
  • Seo, In Yong;
  • Lee, Kyo Beum
  • 2018-11-01
  • Energies, Vol.11
  • MDPI AG
Reduction Method of Circulating Current in Parallel Three-Level Inverters Using Modified Discontinuous Pulse-Width Modulation Based on Interleaving Scheme
  • 2024-02-01
  • IEEE Transactions on Power Electronics, Vol.39, pp.2322-2333
  • Institute of Electrical and Electronics Engineers Inc.
Simple Capacitor Voltage Balancing for Three-Level NPC Inverter Using Discontinuous PWM Method with Hysteresis Neutral-Point Error Band
  • 2021-11-01
  • IEEE Transactions on Power Electronics, Vol.36, pp.12490-12503
  • Institute of Electrical and Electronics Engineers Inc.
An improved phase-shifted DPWM method for reducing switching loss and thermal balancing in cascaded H-bridge multilevel inverteroa mark
  • 2020-01-01
  • IEEE Access, Vol.8, pp.187072-187083
  • Institute of Electrical and Electronics Engineers Inc.
1 2

Discover