Ajou University repository

  • Add filters:
  • Results/Page
  • Sort by
  • In order
  • Authors/record

Showing results 1 to 10 of 1102 (Search time: 0.0 seconds).

Novel Discontinuous PWM Method for a Single-Phase Three-Level Neutral Point Clamped Inverter with Efficiency Improvement and Harmonic Reduction
  • 2018-11-01
  • IEEE Transactions on Power Electronics, Vol.33, pp.9253-9266
  • Institute of Electrical and Electronics Engineers Inc.
단상 NPC 3레벨 인버터의 효율 개선과 고조파 저감을 위한 새로운 불연속 전압 변조 방식
  • 곽래호
  • 2017-02
  • The Graduate School, Ajou University
Reduction Method of Circulating Current in Parallel Three-Level Inverters Using Modified Discontinuous Pulse-Width Modulation Based on Interleaving Scheme
  • 2024-02-01
  • IEEE Transactions on Power Electronics, Vol.39, pp.2322-2333
  • Institute of Electrical and Electronics Engineers Inc.
High Efficiency and Low Complexity Dual-Reference Voltage-Based Pulse Width Modulation for Three-Phase Five-Level HANPC Inverters
  • 2024-07-01
  • Journal of Electrical Engineering and Technology, Vol.19, pp.3047-3057
  • Korean Institute of Electrical Engineers
Reducing switching losses in indirect matrix converter drives: Discontinuous PWM method
  • 2018-09-01
  • Journal of Power Electronics, Vol.18, pp.1325-1335
  • Korean Institute of Power Electronics
Clamping Angle Control PWM Method to Restore Linear Modulation Range of a Voltage Source Inverter
  • 2018-12-01
  • IEEE Transactions on Power Electronics, Vol.33, pp.10914-10923
  • Institute of Electrical and Electronics Engineers Inc.
Reliable and Effective Fault Diagnosis/Tolerance Technique Using Enhanced Distorted Current-Voltage SVPWM Method for Multilevel Inverters
  • 2024-01-01
  • IEEE Transactions on Industry Applications, Vol.60, pp.608-621
  • Institute of Electrical and Electronics Engineers Inc.
Hardware implementation for hybrid active NPC converters using FPGA-based dual pulse width modulation
  • 2021-11-01
  • Journal of Power Electronics, Vol.21, pp.1669-1679
  • Springer
An improved phase-shifted DPWM method for reducing switching loss and thermal balancing in cascaded H-bridge multilevel inverteroa mark
  • 2020-01-01
  • IEEE Access, Vol.8, pp.187072-187083
  • Institute of Electrical and Electronics Engineers Inc.
1 2 3 4 111

Discover