With recent advances in semiconductor technology, Ge has gained significant attention as a high-mobility channel material. However, integrating Ge with high-k dielectrics remains challenging owing to the formation of unstable Ge suboxides at the interface, which degrade the device performance by increasing the interface trap density and leakage current. This study explores the use of a ZrO2 interlayer, replacing Al2O3, followed by ozone post-oxidation (OPO) and an additional ZrO2 deposition to create a homogeneous ZrO2 gate dielectric on Ge. The resulting ZrO2/OPO/ZrO2 structure effectively suppresses the formation of unstable Ge suboxides, blocks Ge diffusion, and reduces the number of polycrystalline ZrO2 phases. These advantages have been confirmed through extensive material studies including high-resolution transmission electron microscopy, X-ray photoelectron spectroscopy, and X-ray diffraction. The electrical characteristics were examined using capacitance-voltage and current density-voltage measurements. Moreover, the leakage current behavior was further analyzed using current conduction mechanism models. The ZrO2/OPO/ZrO2 stack exhibits a low equivalent oxide thickness (EOT) of 1.87 nm, an interface trap density (Dit) of 2.48 × 1012 cm−1ev−1, and a reduced leakage current density of 7.05 × 10−7 A/cm2 at 1 V. This study highlights the possibility of the ZrO2/OPO/ZrO2 stack as a high-performance gate dielectric for next-generation Ge-based MOS devices.
This study was supported by the National R&D Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT (2020M3F3A2A01082593), and by the Industrial Strategic Technology Development Program (20020830) funded by the Ministry of Trade, Industry, and Energy (MOTIE, Korea).