Ajou University repository

Ftrm: A cache-based fault tolerant recovery mechanism for multi-channel flash devicesoa mark
Citations

SCOPUS

0

Citation Export

DC Field Value Language
dc.contributor.authorMativenga, Ronnie-
dc.contributor.authorHamandawana, Prince-
dc.contributor.authorChung, Tae Sun-
dc.contributor.authorKim, Jongik-
dc.date.issued2020-10-01-
dc.identifier.issn2079-9292-
dc.identifier.urihttps://aurora.ajou.ac.kr/handle/2018.oak/31569-
dc.identifier.urihttps://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85091635711&origin=inward-
dc.description.abstractFlash memory prevalence has reached greater extents with its performance and compactness capabilities. This enables it to be easily adopted as storage media in various portable devices which includes smart watches, cell-phones, drones, and in-vehicle infotainment systems to mention but a few. To support large flash storage in such portable devices, existing flash translation layers (FTLs) employ a cache mapping table (CMT), which contains a small portion of logical page number to physical page number (LPN-PPN) mappings. For robustness, it is of importance to consider the CMT reconstruction mechanisms during system recovery. Currently, existing approaches cannot overcome the performance penalty after experiencing unexpected power failure. This is due to the disregard of the delay caused by inconsistencies between the cached page-mapping entries in RAM and their corresponding mapping pages in flash storage. Furthermore, how to select proper pages for reconstructing the CMT when rebooting a device needs to be revisited. In this study we address these problems and propose a fault tolerant power-failure recovery mechanism (FTRM) for flash memory storage systems. Our empirical study shows that FTRM is an efficient recovery and robust protocol.-
dc.description.sponsorshipFunding: This research was supported by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Korea government (MSIT) (No. 2019R1F1A1059795 and 2019R1F1A1058548).-
dc.language.isoeng-
dc.publisherMDPI AG-
dc.titleFtrm: A cache-based fault tolerant recovery mechanism for multi-channel flash devices-
dc.typeArticle-
dc.citation.endPage15-
dc.citation.number10-
dc.citation.startPage1-
dc.citation.titleElectronics (Switzerland)-
dc.citation.volume9-
dc.identifier.bibliographicCitationElectronics (Switzerland), Vol.9 No.10, pp.1-15-
dc.identifier.doi2-s2.0-85091635711-
dc.identifier.scopusid2-s2.0-85091635711-
dc.identifier.urlhttps://www.mdpi.com/2079-9292/9/10/1581/pdf-
dc.subject.keywordCache memory-
dc.subject.keywordFast boot-
dc.subject.keywordFault tolerance-
dc.subject.keywordFlash memory-
dc.subject.keywordMultiple channel-
dc.type.otherArticle-
dc.description.isoatrue-
dc.subject.subareaControl and Systems Engineering-
dc.subject.subareaSignal Processing-
dc.subject.subareaHardware and Architecture-
dc.subject.subareaComputer Networks and Communications-
dc.subject.subareaElectrical and Electronic Engineering-
Show simple item record

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

HAMANDAWANA PRINCE Image
HAMANDAWANA PRINCEHAMANDAWANA, PRINCE
Department of Software and Computer Engineering
Read More

Total Views & Downloads

File Download