Citation Export
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hakami, Samer Saleh | - |
dc.contributor.author | Halabi, Laith M. | - |
dc.contributor.author | Lee, Kyo Beum | - |
dc.date.issued | 2024-07-01 | - |
dc.identifier.uri | https://dspace.ajou.ac.kr/dev/handle/2018.oak/33862 | - |
dc.description.abstract | This study proposes a low complex and high efficient dual-reference voltage-based pulse width modulation (DRV-PWM) scheme for three-phase five-level hybrid active neutral-point-clamped (HANPC) inverters. Although phase-shifted carrier PWM (PSC-PWM) is capable of naturally balancing dc-link and flying capacitors voltages, such a process requires a tedious and sophisticated adjustment of the phase-shift between the PWM signals, particularly in a digital signal processor (DSP). As a result, a phase-delay eventually occurs, which leads to unevenly distributed thermal losses among the three phases of the five-level HANPC inverter. Therefore, this study introduces an alternative switching scheme that has the same merits as the conventional PSC-PWM in naturally balancing the voltages without requiring voltage sensors. It also balances the thermal losses across the three phases, which enhances the reliability and efficiency of the switching devices. The proposed DRV-PWM is experimentally evaluated in comparison to conventional PSC-PWM on a TMS320F28377S DSP. The experimental results reveal that the proposed DRV-PWM effectively synchronizes the execution of the three-phase pole voltages while also keeping the thermal losses evenly distributed among the three phases. | - |
dc.description.sponsorship | This work was supported in part by the Korea Institute of Energy Technology Evaluation and Planning (KETEP) and the Ministry of Trade, Industry & Energy (MOTIE) of the Republic of Korea under Grant 20206910100160 and Grant 20225500000110. | - |
dc.language.iso | eng | - |
dc.publisher | Korean Institute of Electrical Engineers | - |
dc.subject.mesh | Active neutral point clamped | - |
dc.subject.mesh | Carrier pulse | - |
dc.subject.mesh | Digital signal processor | - |
dc.subject.mesh | Dual-reference voltage | - |
dc.subject.mesh | Five-level hybrid active neutral-point-clamped inverter | - |
dc.subject.mesh | Neutral-point clamped inverters | - |
dc.subject.mesh | Phase shifted | - |
dc.subject.mesh | Phase shifted carrier pulse width modulation | - |
dc.subject.mesh | Pulsewidth modulations (PWM) | - |
dc.subject.mesh | Reference voltages | - |
dc.subject.mesh | Thermal loss | - |
dc.subject.mesh | Thermal loss balancing | - |
dc.subject.mesh | Time-delays | - |
dc.title | High Efficiency and Low Complexity Dual-Reference Voltage-Based Pulse Width Modulation for Three-Phase Five-Level HANPC Inverters | - |
dc.type | Article | - |
dc.citation.endPage | 3057 | - |
dc.citation.startPage | 3047 | - |
dc.citation.title | Journal of Electrical Engineering and Technology | - |
dc.citation.volume | 19 | - |
dc.identifier.bibliographicCitation | Journal of Electrical Engineering and Technology, Vol.19, pp.3047-3057 | - |
dc.identifier.doi | 10.1007/s42835-023-01763-x | - |
dc.identifier.scopusid | 2-s2.0-85180512244 | - |
dc.identifier.url | https://www.springer.com/journal/42835 | - |
dc.subject.keyword | Digital signal processor (DSP) | - |
dc.subject.keyword | Dual-reference voltage | - |
dc.subject.keyword | Five-level hybrid active neutral-point-clamped (HANPC) inverters | - |
dc.subject.keyword | Phase shifted carrier pulse width modulation (PSC-PWM) | - |
dc.subject.keyword | Thermal losses balancing | - |
dc.subject.keyword | Time-delay | - |
dc.description.isoa | false | - |
dc.subject.subarea | Electrical and Electronic Engineering | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.