Ajou University repository

RSLSP: An Effective Recovery Scheme for Flash Memory Leveraging Shadow Pagingoa mark
Citations

SCOPUS

3

Citation Export

Publication Year
2022-12-01
Publisher
MDPI
Citation
Electronics (Switzerland), Vol.11
Keyword
flash memorynext generationpower failurepower of recoverysoftware-defined architecturestorage management
All Science Classification Codes (ASJC)
Control and Systems EngineeringSignal ProcessingHardware and ArchitectureComputer Networks and CommunicationsElectrical and Electronic Engineering
Abstract
The flash storage is a non-volatile semiconductor device that is constantly powered and has several advantages such as small size, lower power consumption, fast access, convenient portability, heat dissipation, shock resistance, data retention next to a power off, and random access. Flash memory is presently being incorporated with distinct embedded system devices such as with digital cameras, smart phones, personal digital assistants (PDA), and sensor devices. Nevertheless, a flash memory entails special features such as “erase-before-write” and “wear-leveling”, an FTL (flash translation layer) upon the software layer should be included. Although, the power off recovery plays a significant role in portable devices, most FTL algorithms did not consider the power off recovery scheme. In this paper, we proposed an effective scheme for the recovery of flash memory leveraging the shadow paging concept for storage devices using flash memory. To combat the sudden power off problem, the suggested RSLSP approach saves and keeps the map block data as a combination of two tables, i.e., first is the original block and the second block is a replica for the original one. Our proposed strategy not only improves the capacity of a flash memory device as compared to the state-of-the-art schemes suggested in the literature, but is also compatible with the existing FTL-based schemes.
ISSN
2079-9292
Language
eng
URI
https://dspace.ajou.ac.kr/dev/handle/2018.oak/33159
DOI
https://doi.org/10.3390/electronics11244126
Fulltext

Type
Article
Funding
This research was supported by the MSIT (Ministry of Science and ICT), Korea, under the ITRC (Information Technology Research Center) support program (IITP-2021-0-02051) supervised by the IITP (Institute for Information & Communications Technology Planning & Evaluation) and the BK21 FOUR program of the National Research Foundation of Korea funded by the Ministry of Education (NRF5199991014091).
Show full item record

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Chung, Tae-Sun Image
Chung, Tae-Sun정태선
Department of Software and Computer Engineering
Read More

Total Views & Downloads

File Download

  • There are no files associated with this item.