Ajou University repository

계통 연계형 Hybrid Active NPC 인버터의 SiC MOSFET 오버슈트 전압 저감
  • 이덕호 ;
  • 김예지 ;
  • 김석민 ;
  • 이교범
Citations

SCOPUS

0

Citation Export

Publication Year
2019-12
Journal
전력전자학회 논문지
Publisher
전력전자학회
Citation
전력전자학회 논문지, Vol.24 No.6, pp.459-462
Keyword
Gate resistorSnubber capacitorOvershoot voltageHybrid active neutral-point-clampedGrid-connected
Abstract
This work presents methods for reducing overshoot voltages across the drain-source of silicon carbide (SiC) MOSFETs in grid-connected hybrid active neutral-point-clamped (ANPC) inverters. Compared with 3-level NPC-type inverter, the hybrid ANPC inverter can realize the high efficiency. However, SiC MOSFETs conduct its switching operation at high frequencies, which cause high overshoot voltages in such devices. These overshoot voltages should be reduced because they may damage switching devices and result in electromagnetic interference (EMI). Two major strategies are used to reduce the overshoot voltages, namely, adjusting the gate resistor and using a snubber capacitor. In this paper, advantages and disadvantages of these methods will be discussed. The effectiveness of these strategies is verified by experimental results.
ISSN
1229-2214
Language
Kor
URI
https://aurora.ajou.ac.kr/handle/2018.oak/38653
https://www.kci.go.kr/kciportal/ci/sereArticleSearch/ciSereArtiView.kci?sereArticleSearchBean.artiId=ART002531539
DOI
https://doi.org/10.6113/TKPE.2019.24.6.459
Type
Article
Show full item record

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

 Lee, Kyo-Beum Image
Lee, Kyo-Beum이교범
Department of Electrical and Computer Engineering
Read More

Total Views & Downloads

File Download

  • There are no files associated with this item.