Citation Export
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Shen, Zhen | - |
dc.contributor.author | Zhang, Qingyang | - |
dc.contributor.author | Roh, Byeong Hee | - |
dc.contributor.author | Song, Jie | - |
dc.contributor.author | Wen, Xiaoqing | - |
dc.date.issued | 2024-01-01 | - |
dc.identifier.uri | https://aurora.ajou.ac.kr/handle/2018.oak/37135 | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85204802436&origin=inward | - |
dc.description.abstract | With the rapid development of semiconductor technologies, latches are becoming increasingly sensitive to multiple node upsets, such as triple node upsets and quadruple node upsets (QNUs). Therefore, they should be considered for safety-critical applications. To effectively tolerate QNUs, this paper proposes a QNU-tolerant latch design with moderate overhead. The latch mainly comprises two parallel storage cells, and three 2-input C-elements. When any four internal nodes are flipped at the same time, the output value of the latch will not be affected. Simulation results not only confirm the QNU tolerance of the proposed latch but also demonstrate that the latch can reduce by 40.93% delay, 40.73% area, 13.11% power, and 71.19% delay-area-power product (DAPP) on average compared to the existing QNU-tolerant latches. | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.subject.mesh | C-element | - |
dc.subject.mesh | Cost optimized | - |
dc.subject.mesh | Design for safety | - |
dc.subject.mesh | Multiple nodes | - |
dc.subject.mesh | Quadruple-node-upset | - |
dc.subject.mesh | Robust latch | - |
dc.subject.mesh | Safety critical applications | - |
dc.subject.mesh | Semiconductor technology | - |
dc.subject.mesh | Soft error | - |
dc.subject.mesh | Storage cells | - |
dc.title | CQCTL: A Cost-Optimized and Quadruple-Node-Upset Completely Tolerant Latch Design for Safety-Critical Applications | - |
dc.type | Conference | - |
dc.citation.conferenceDate | 2024.8.18. ~ 2024.8.20. | - |
dc.citation.conferenceName | 8th IEEE International Test Conference in Asia, ITC-Asia 2024 | - |
dc.citation.edition | Proceedings - ITC-Asia 2024: 8th IEEE International Test Conference in Asia | - |
dc.citation.title | Proceedings - ITC-Asia 2024: 8th IEEE International Test Conference in Asia | - |
dc.identifier.bibliographicCitation | Proceedings - ITC-Asia 2024: 8th IEEE International Test Conference in Asia | - |
dc.identifier.doi | 10.1109/itc-asia62534.2024.10661360 | - |
dc.identifier.scopusid | 2-s2.0-85204802436 | - |
dc.identifier.url | http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=10661305 | - |
dc.subject.keyword | fault-tolerance | - |
dc.subject.keyword | quadruple-node-upset | - |
dc.subject.keyword | robust latch | - |
dc.subject.keyword | soft error | - |
dc.type.other | Conference Paper | - |
dc.description.isoa | false | - |
dc.subject.subarea | Computer Vision and Pattern Recognition | - |
dc.subject.subarea | Hardware and Architecture | - |
dc.subject.subarea | Information Systems and Management | - |
dc.subject.subarea | Electrical and Electronic Engineering | - |
dc.subject.subarea | Safety, Risk, Reliability and Quality | - |
dc.subject.subarea | Instrumentation | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.