Ajou University repository

CQCTL: A Cost-Optimized and Quadruple-Node-Upset Completely Tolerant Latch Design for Safety-Critical Applications
  • Shen, Zhen ;
  • Zhang, Qingyang ;
  • Roh, Byeong Hee ;
  • Song, Jie ;
  • Wen, Xiaoqing
Citations

SCOPUS

0

Citation Export

DC Field Value Language
dc.contributor.authorShen, Zhen-
dc.contributor.authorZhang, Qingyang-
dc.contributor.authorRoh, Byeong Hee-
dc.contributor.authorSong, Jie-
dc.contributor.authorWen, Xiaoqing-
dc.date.issued2024-01-01-
dc.identifier.urihttps://aurora.ajou.ac.kr/handle/2018.oak/37135-
dc.identifier.urihttps://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85204802436&origin=inward-
dc.description.abstractWith the rapid development of semiconductor technologies, latches are becoming increasingly sensitive to multiple node upsets, such as triple node upsets and quadruple node upsets (QNUs). Therefore, they should be considered for safety-critical applications. To effectively tolerate QNUs, this paper proposes a QNU-tolerant latch design with moderate overhead. The latch mainly comprises two parallel storage cells, and three 2-input C-elements. When any four internal nodes are flipped at the same time, the output value of the latch will not be affected. Simulation results not only confirm the QNU tolerance of the proposed latch but also demonstrate that the latch can reduce by 40.93% delay, 40.73% area, 13.11% power, and 71.19% delay-area-power product (DAPP) on average compared to the existing QNU-tolerant latches.-
dc.language.isoeng-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.subject.meshC-element-
dc.subject.meshCost optimized-
dc.subject.meshDesign for safety-
dc.subject.meshMultiple nodes-
dc.subject.meshQuadruple-node-upset-
dc.subject.meshRobust latch-
dc.subject.meshSafety critical applications-
dc.subject.meshSemiconductor technology-
dc.subject.meshSoft error-
dc.subject.meshStorage cells-
dc.titleCQCTL: A Cost-Optimized and Quadruple-Node-Upset Completely Tolerant Latch Design for Safety-Critical Applications-
dc.typeConference-
dc.citation.conferenceDate2024.8.18. ~ 2024.8.20.-
dc.citation.conferenceName8th IEEE International Test Conference in Asia, ITC-Asia 2024-
dc.citation.editionProceedings - ITC-Asia 2024: 8th IEEE International Test Conference in Asia-
dc.citation.titleProceedings - ITC-Asia 2024: 8th IEEE International Test Conference in Asia-
dc.identifier.bibliographicCitationProceedings - ITC-Asia 2024: 8th IEEE International Test Conference in Asia-
dc.identifier.doi10.1109/itc-asia62534.2024.10661360-
dc.identifier.scopusid2-s2.0-85204802436-
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=10661305-
dc.subject.keywordfault-tolerance-
dc.subject.keywordquadruple-node-upset-
dc.subject.keywordrobust latch-
dc.subject.keywordsoft error-
dc.type.otherConference Paper-
dc.description.isoafalse-
dc.subject.subareaComputer Vision and Pattern Recognition-
dc.subject.subareaHardware and Architecture-
dc.subject.subareaInformation Systems and Management-
dc.subject.subareaElectrical and Electronic Engineering-
dc.subject.subareaSafety, Risk, Reliability and Quality-
dc.subject.subareaInstrumentation-
Show simple item record

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Roh, Byeong-hee Image
Roh, Byeong-hee노병희
Department of Software and Computer Engineering
Read More

Total Views & Downloads

File Download

  • There are no files associated with this item.