Ajou University repository

Elimination of Abnormal Time-Delay in Phase-Shift-Based PWM for Five-Level Hybrid Active NPC Inverters
Citations

SCOPUS

0

Citation Export

DC Field Value Language
dc.contributor.authorHakami, Samer Saleh-
dc.contributor.authorLee, Kyo Beum-
dc.date.issued2023-01-01-
dc.identifier.urihttps://aurora.ajou.ac.kr/handle/2018.oak/37003-
dc.identifier.urihttps://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85170649394&origin=inward-
dc.description.abstractFive-level hybrid active neutral-point-clamped (NPC) inverters have recently attracted much attention due to their high power density and quality, dv/dt, and low stress on switching devices. There have been various modulation schemes presented to control the five-level hybrid active NPC inverter. Among these approaches is phase-shift pulse-width-modulation (PWM), which has a natural voltage balancing capability. However, implementing this scheme on a microcontroller is complex and results in a distortion in the output voltages owing to an abnormal delay in the generated PWM pulses. Therefore, an effective switching scheme is proposed in this paper to eliminate any abnormal delay in the conventional phase-shift PWM. The proposed switching scheme is generated based on inverted reference voltages per phase to control the five-level hybrid active NPC inverter. Simulation and experimental results are provided to verify the effectiveness of the proposed phase-shift PWM in generating five-level output voltage without any distortion.-
dc.description.sponsorshipACKNOWLEDGMENT This work was supported by the Korea Institute of Energy Technology Evaluation and Planning (KETEP) and the Ministry of Trade, Industry & Energy (MOTIE) of the Republic of Korea (No. 20225500000110).-
dc.language.isoeng-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.subject.meshActive neutral point clamped-
dc.subject.meshFive-level hybrid active neutral-point-clamped inverter-
dc.subject.meshIn-phase-
dc.subject.meshNeutral-point clamped inverters-
dc.subject.meshOutput voltages-
dc.subject.meshPhase-shift pulse width modulations-
dc.subject.meshPhase-shift pulse-width-modulation-
dc.subject.meshPulsewidth modulations (PWM)-
dc.subject.meshSwitching scheme-
dc.subject.meshTime-delays-
dc.titleElimination of Abnormal Time-Delay in Phase-Shift-Based PWM for Five-Level Hybrid Active NPC Inverters-
dc.typeConference-
dc.citation.conferenceDate2023.5.22. ~ 2023.5.25.-
dc.citation.conferenceName11th International Conference on Power Electronics - ECCE Asia, ICPE 2023-ECCE Asia-
dc.citation.editionICPE 2023-ECCE Asia - 11th International Conference on Power Electronics - ECCE Asia: Green World with Power Electronics-
dc.citation.endPage2295-
dc.citation.startPage2290-
dc.citation.titleICPE 2023-ECCE Asia - 11th International Conference on Power Electronics - ECCE Asia: Green World with Power Electronics-
dc.identifier.bibliographicCitationICPE 2023-ECCE Asia - 11th International Conference on Power Electronics - ECCE Asia: Green World with Power Electronics, pp.2290-2295-
dc.identifier.doi10.23919/icpe2023-ecceasia54778.2023.10213897-
dc.identifier.scopusid2-s2.0-85170649394-
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=10213399-
dc.subject.keywordFive-level hybrid active neutral-point-clamped (NPC) inverters-
dc.subject.keywordmicrocontroller-
dc.subject.keywordphase-shift pulse-width-modulation (PWM)-
dc.subject.keywordtime-delay-
dc.type.otherConference Paper-
dc.description.isoafalse-
dc.subject.subareaHardware and Architecture-
dc.subject.subareaEnergy Engineering and Power Technology-
dc.subject.subareaElectrical and Electronic Engineering-
Show simple item record

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

 Lee, Kyo-Beum Image
Lee, Kyo-Beum이교범
Department of Electrical and Computer Engineering
Read More

Total Views & Downloads

File Download

  • There are no files associated with this item.