Citation Export
DC Field | Value | Language |
---|---|---|
dc.contributor.author | An, Do Gyun | - |
dc.contributor.author | Kim, Garam | - |
dc.contributor.author | Kim, Hyunwoo | - |
dc.contributor.author | Kim, Sangwan | - |
dc.contributor.author | Kim, Jang Hyun | - |
dc.date.issued | 2024-01-01 | - |
dc.identifier.issn | 1361-6641 | - |
dc.identifier.uri | https://aurora.ajou.ac.kr/handle/2018.oak/33875 | - |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85181496622&origin=inward | - |
dc.description.abstract | Artificial intelligence computing requires hardware like central processing units and graphic processing units for data processing. However, excessive heat generated during computations remains a challenge. The paper focuses on the heat issue in logic devices caused by transistor structures. To address the problem, the operational mechanism of the Junctionless Field-Effect Transistor (JLFET) is investigated. JLFET shows potential in mitigating heat-related issues and is compared to other nanosheet (ns) FETs. In the case of JL-nsFET, the change in mobility with increasing temperature is smaller compared to Con-nsFET, resulting in less susceptibility to lattice scattering and thermal resistance (Rth) in self-heating effect situation is 0.43 [K µW−1] for Con-nsFET and 0.414 [K µW−1] for JL-nsFET. The reason why the Rth of JL-nsFET is smaller than that of Con-nsFET is that JL-nsFET uses a source heat injection conduction mechanism and a large heat transfer area by using a bulk channel. | - |
dc.description.sponsorship | This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIT) (No. 2022R1A2C1093201). The EDA tool was supported by the IC Design Education Center (IDEC), KOREA. | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Physics | - |
dc.subject.mesh | Comparative analyzes | - |
dc.subject.mesh | Field-effect transistor | - |
dc.subject.mesh | Highest temperature | - |
dc.subject.mesh | Junctionless | - |
dc.subject.mesh | Nanosheet-FET | - |
dc.subject.mesh | Self-heating effect | - |
dc.subject.mesh | Thermal characteristics | - |
dc.subject.mesh | Zero temperature coefficients | - |
dc.subject.mesh | Zero-temperature coefficient | - |
dc.title | Comparative analysis of junctionless and inversion-mode nanosheet FETs for self-heating effect mitigation | - |
dc.type | Article | - |
dc.citation.number | 1 | - |
dc.citation.title | Semiconductor Science and Technology | - |
dc.citation.volume | 39 | - |
dc.identifier.bibliographicCitation | Semiconductor Science and Technology, Vol.39 No.1 | - |
dc.identifier.doi | 10.1088/1361-6641/ad10c4 | - |
dc.identifier.scopusid | 2-s2.0-85181496622 | - |
dc.identifier.url | http://iopscience.iop.org/0268-1242/ | - |
dc.subject.keyword | gate-all-around FET | - |
dc.subject.keyword | high temperature | - |
dc.subject.keyword | junctionless | - |
dc.subject.keyword | nanosheet-FET (nsFET) | - |
dc.subject.keyword | self-heating effect (SHE) | - |
dc.subject.keyword | thermal characteristics | - |
dc.subject.keyword | zero-temperature coefficient (ZTC) | - |
dc.type.other | Article | - |
dc.identifier.pissn | 0268-1242 | - |
dc.description.isoa | false | - |
dc.subject.subarea | Electronic, Optical and Magnetic Materials | - |
dc.subject.subarea | Condensed Matter Physics | - |
dc.subject.subarea | Electrical and Electronic Engineering | - |
dc.subject.subarea | Materials Chemistry | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.