Ajou University repository

  • Add filters:
  • Results/Page
  • Sort by
  • In order
  • Authors/record

Showing results 1 to 10 of 3244 (Search time: 0.0 seconds).

Design of high-efficiency CMOS rectifier with low reverse leakage for RF energy harvesting
  • 2019-01-01
  • Electronics Letters, Vol.55, pp.446-448
  • Institution of Engineering and Technology
Mitigation of parasitic leakage current in indoor perovskite photovoltaic modules using porous alumina interlayeroa mark
  • Jeon, Gyeong G.;
  • Lee, Da Seul;
  • Choi, Min Jun;
  • Seo, You Hyun;
  • Huang, Shujuan;
  • Kim, Jong H.;
  • Shin, Seong Sik;
  • Kim, Jincheol
  • 2024-06-01
  • EcoMat, Vol.6
  • John Wiley and Sons Inc
DC-Link ripple current reduction method for three-level inverters with optimal switching pattern
  • 2018-12-01
  • IEEE Transactions on Industrial Electronics, Vol.65, pp.9204-9214
  • Institute of Electrical and Electronics Engineers Inc.
Leakage current suppression in spatially controlled Si-doped ZrO2 for capacitors using atomic layer deposition
  • Lee, Kunyoung;
  • Jang, Woochool;
  • Kim, Hyunjung;
  • Lim, Heewoo;
  • Kim, Bumsik;
  • Seo, Hyungtak;
  • Jeon, Hyeongtag
  • 2018-07-01
  • Thin Solid Films, Vol.657, pp.1-7
  • Elsevier B.V.
Dual-Carrier-Based PWM Method for DC-Link Capacitor Lifetime Extension in Three-Level Hybrid ANPC Inverters
  • 2023-04-01
  • IEEE Transactions on Industrial Electronics, Vol.70, pp.3303-3314
  • Institute of Electrical and Electronics Engineers Inc.
Graded crystalline HfO gate dielectric layer for high-k/Ge MOS gate stackoa mark
  • 2021-01-01
  • IEEE Journal of the Electron Devices Society, Vol.9, pp.295-299
  • Institute of Electrical and Electronics Engineers Inc.
RF 에너지 하베스팅을 위한 CMOS 정류기 회로의 설계
  • 김현우
  • 2019--2
  • The Graduate School, Ajou University
Improved Integrated Modulation Strategy for Dual-Parallel Three-Level Inverters to Suppress Leakage Currents
  • 2024-01-01
  • IEEE Transactions on Power Electronics, Vol.39, pp.898-910
  • Institute of Electrical and Electronics Engineers Inc.
최적화된 스위칭 기법을 적용한 3-레벨 T-type 인버터의 직류단 전류 리플 저감 방법
  • 원인정
  • 2017-08
  • The Graduate School, Ajou University
1 2 3 4 325

Discover